网站地图 | 联系我们 | English | 繁體
搜索
人才招聘
公司简介
企业文化
员工福利
招聘职位
所有职位要求候选人英语读写流利,拥有良好的职业导向和职业道德。
1.R&D: 工程部副总裁
2.R&D: 数字设计总监
3.R&D: 高级模拟设计总监
4.R&D: 数字设计经理
5.R&D: IC版图设计经理
6.R&D: 高级光学工程师
7.R&D: 数字设计工程师
8.R&D: 高级模拟设计工程师
9.S&M: 产品营销总监
10.S&M: 产品计划总监
11.S&M: 区域销售经理(韩国/南亚)
12. S&M: 现场应用工程师
13. M&P: 产品管理经理 (IHI产品线)
14. M&P: 供应链管理工程师

请查阅www.51job.com 浏览更多的实时职位招聘信息。

1.工程部副总裁
Responsibilities:
The position will be responsible for the timely qualification and production ramp of company's product lines. Getting the fast product projects qualified and with high yield will be key to the position's success. The ability to work independently to drive projects to completion will be necessary for the position. Previous new fabless start-up experience is highly desired. Candidates must be highly self-motivated and able to manage and direct a large group of IC designers.
Requirement
1) MSEE (or PhD) and 15+ years of Analog/Mixed-Signal/digital hands-on design experience.
2) At least 10 years of experience managing IC development teams including the scheduling, design, evaluation and market introduction of at least five commercially successful IC.
3) Experience in mentoring junior engineers and providing technical and career guidance.
4) Proven ability to design commercially successful IC architectures and transistor-level circuits.
5) Extensive experience with CMOS transistor-level circuit design and device physics.
6) Ability to analyze and design basic control systems at the block-diagram level
7) Experience with all phases of mixed-signal IC design (systems-level, circuit-level, spice simulation, custom layout, bench validation, manufacturing test).
8) Prefer previous product areas from consumer and communications, such as audio, video, optical sensor, MEMS; wireless experience is a PLUS.
9) Solid problem-solving and trouble-shooting skills.
10) Excellent written, verbal and interpersonal communications skills.
11) Overseas background highly preferred.
mailto:aprd@apexonemicro.com
2.数字设计总监
Responsibilities:
The position will be responsible for the management of digital IC design team. Candidates must be highly self-motivated and able to manage and direct a large group of IC designers.
Requirements:
1) MSEE (or PhD) and 12+ years of digital hands-on design experience.
2) At least 8 years of experience managing IC development teams including the scheduling, design, evaluation and market introduction of at least five commercially successful IC tapouts.
3) Experience in mentoring junior engineers and providing technical and career guidance.
4) Proven ability to design commercially successful IC architectures and transistor-level circuits Extensive experience with CMOS transistor-level circuit design and device physics.
5) Ability to analyze and design basic control systems at the block-diagram level.
6) Should be very conversant with digital methodology and relevant EDA tools used in the industry (Verilog,etc.) and should be hands-on to resolve issues/suggest actions/initiate alternate-plans.
7) Experience with all phases of digital IC design.
8) Solid problem-solving and trouble-shooting skills.
9) Excellent written, verbal and interpersonal communications skills.
10) Previous new fabless start-up experience is highly desired.
11) Overseas background highly preferred.
mailto:aprd@apexonemicro.com
3. 高级模拟设计总监
Responsibilities:
The position will be responsible for the management of analog IC design team. Candidates must be highly self-motivated and able to manage and direct a large group of IC designers.
Requirements:
1) MSEE (or PhD) and 15+ years of Analog/Mixed-Signal/ hands-on design experience.
2) At least 8 years of experience managing IC development teams including the scheduling, design, evaluation and market introduction of at least five commercially successful IC tapeouts.
3) Experience in mentoring junior engineers and providing technical and career guidance.
4) Proven ability to design commercially successful IC architectures and transistor-level circuits.
5) Extensive experience with CMOS transistor-level circuit design and device physics.
6) Should be very conversant with ASIC methodology and relevant EDA tools used in the industry (Synthesis, Simulation, formal verification, Static Timing Analysis, DFT, FE/BE interface etc) and should be hands-on to resolve issues/suggest actions/initiate alternate-plans.
7) Ability to analyze and design basic control systems at the block-diagram level Experience with all phases of mixed-signal IC design (systems-level, circuit-level, spice simulation, custom layout, bench validation, manufacturing test) .
8) Solid problem-solving and trouble-shooting skills.
9) Excellent written, verbal and interpersonal communications skills.
10) Previous new fabless start-up experience is highly desired.
11) Overseas background highly preferred.
mailto:aprd@apexonemicro.com
4. 数字设计经理
Responsibilities:
1) Lead product development of digital part, digital group management, to ensure the product can be finished on schedule with high-quality and high-efficiency.
2) Lead and develop products.
3) Team build-up and management.
4) Technology support for team member.
5) Team member personal evaluation.
6) Management review.
7) Projects management.
8) Documentation.
9) Resource allocation cooperate with project manager/lead.
Requirements:
MSEE with 6+ years of experience.
Have excellent communication skills and the ability to adapt towards working in a cross cultural work environment.
Strong logic design skills:
- excellent verilog RTL coding skills along with good debugging skills
- MCU, DSP, USB, digital video, audio compression knowledge and experience
- Independently designed a major part of a multi-million gate SOC
- Hands on experience on multiple clock domain designs, design for low power and DFT
- Exhaustively used simulators like NC-Verilog, VCS
handle design verification at least at module level.
Well proficient with synthesis and· timing tools.
Should be able to come up with design specifications from top· level architecture definitions.
Preferable understanding of ARM and MCU processors· and knowledge of wireless or broadband communications.
Preferable C/C++ knowledge and· coding at assembly level programming.
Preferable prototyping experience· using FPGAs.
Should be a good team player and leadership.
mailto:aprd@apexonemicro.com
5. IC版图设计经理
Responsibilities:
1) Lead IC layout design of CMOS analog/mixed-signal circuits.
2) Management of IC layout engineering team.
Requirement:
1) BSEE or MSEE with 6+ year of directly related experience; Project leadership or management skills preferred.
2) Extensive experience with IC customer physical design; have successfully taped out at least 5 ICs including SOC and mixed-signal ICs (ADC, DAC, PLL etc).
3) Knowledge in standard cell for custom chip design, floor planning, and full chip placement.
4) Familiar with Scripts programming, UNIX, LINUX, C-Shell.
mailto:aprd@apexonemicro.com
6. 高级光学工程师
Responsibilities:
1) Operate optical experiments with the use of beam propagation software.
2) Develop opto-mechanical designs and measurement software and electronics, build optical breadboard systems and simulation model.
3) Analyze and summarize experiment results, and write reports under the guidance of R&D research.
Requirement:
1) BS degree and 5+ years experience or MS degree and 3+ years experience in Optical Engineering, physics or a related field is required.
2) Familiar with optical and mechanical design tools, such as ZEMAX, AutoCAD, ProE and etc.
3) Skills in theoretical modeling and simulation, set up of test optical breadboards, developing mechanical engineering design.
4) Experience in fabrication and manufacturing of optical, imaging, or electro-optic systems Lazer-base product design experience preferred .
5) Team management experience preferred.
mailto:aprf@apexonemicro.com
7. 数字设计工程师
Responsibilities:
1) Design and R&D of high-performance CMOS digital/mixed-signal IC products.
2) Product definition, customization logic and ASIC design of major modules of IC.
3) Team with layout engineers to engage in physic design, simulation and verification.
Requirements:
1) MSEE with 1+ years or BSEE with 3+ years of IC design experience.
2) Good communication skills and the ability to adapt towards working in a cross cultural work environment.
3) Good work attitude and learning capability.
4) Good verilog RTL coding skills along with good debugging skills.
5) Successful IC tape out experience is preferred.
6) MCU, DSP, USB, digital video, audio compression knowledge and experience is preferred.
7) Proficient with synthesis and timing tool.
8) Preferable C/C++ knowledge and coding at assembly level programming.
9) Preferable prototyping experience using FPGAs.
mailto:aprd@apexonemicro.com
8. 高级模拟设计工程师
Responsibilities:
1) Design, test, and optimize analog front end circuit, for high resolution high speed (≥100Msps) data converter (ADC,DAC) applications .
2) Guide layout engineer for PCB FAB and PCB assembly .
3) Assist in defining functional and performance requirements .
4) Assist product definition including specification, partitioning, architecture, project scheduling, tracking and resource estimations .
5) Design custom analog and mixed signal blocks CMOS examples including very high performance ADCs, DACs, PLLs and signal conditioning circuits .
6) Verification of performance requirements using appropriate simulation and verification tools .
7) Validate and debug silicon in the lab .
Requirements:
1) MSEE with 3+ years or BSEE with 5+ years of IC design experience count ASIC or mixed-signal projects from netlist to Tape-out.
2) Familiar with Cadence, Hspice, Matlab.
3) Good communication skills and the ability to adapt towards working in a cross cultural work environment.
4) Familiar with fundamental process flow.
5) UNIX OS experience.
6) Good English and Chinese Verbal and Written Communication Skills.
7) Good work attitude and learning capability.
8) Candidate with following experience is preferred:
    1.Successful IC tape out .
    2.High performance analog macro block layout such as ADCs, DACs, PORs, PLLs and ESD design .
mailto:aprd@apexonemicro.com
9. 产品营销总监
JOB FUNCTIONS:
1) Responsible for leading new product project management efforts starting with development phase (NPI Phase 3), product launch, demand creation, product life-cycle management and product gross margin and revenue maximization.
     -New product project management: Coordinate with R&D, AE, operations team members and other stakeholders from development to mass production phases of new products. Conduct product project team meetings, ensuring meeting minutes are published in a timely manner and action items are done as committed.
     -Product launch: Planning product release and market launch within all sales channels with a clear, coherent strategy and positioning. Target best ROI territories and customers working with sales.
     -Demand creation – Working with sales management to plan and execute demand creation activities to reach desired design win quotas in order to ensure revenue targets can be met.
     -Product cycle management – Overall management of product life cycle ‘from cradle to grave’. Work with operations and sales to minimize product inventory while ensuring supply to customers. Maximize inventory turns efficiency and minimize build-up of dead inventory.
     -Revenue and gross margin maximization – managing the day to day quoting of products to help reach product line revenue and gross margin goals.
2) Responsible for building, leading and developing product marketing and marcom teams.
SELECTION CRITERIA:
1) A business/results orientated person with a proven track record in product marketing management within specific related segments. Technical, business savvy and aggressive .
2) >10 years of product marketing management experience within the specific related products/technologies, leading a team of product marketing managers. Experienced in outbound marketing and marcom. .
3) Intimate competitor/customer and product/technology knowledge within the specific relevant products/technologies. Creative in developing and delivering marketing presentations. Strong existing relationships with relevant customers and media .
4) An organized person with an eye for detail who takes an analytical approach to problem solving. Good communicator, self motivating, passionate, big picture thinking, positive approach to work.
5) BSEE or equivalent experience is a must, MBA is a plus .
mailto:appr@apexonemicro.com
10. 产品计划总监
JOB FUNCTIONS:
1) Responsible for leading new product project management efforts starting with idea/concept (NPI Phase 1) through definition/planning and NPI Phase 2 approval (executive team authorizes funding for development (NPI Phase 3).
2) Support product marketing as a member of project team through the development phase (NPI Phase 3) to ensure final tape out is consistent with original business case and marketing requirement spec (MRS).
3) Develop and maintain up-to-date product roadmaps in consultation with executive management and consistent with company mission and strategic direction.
4) Align with sales management for deployment of FAEs to support the process of gathering new product input from customers.
SELECTION CRITERIA:
1) A business/results orientated person with a proven track record in product planning within specific related segments. Technical, sense for trends and can build consensus.
2) >8 years of product marketing, product planning, or relevant FAE management experience within the specific related products/technologies, experienced in interacting with customer engineers and senior executives.
3) Intimate competitor/customer and product/technology knowledge within the specific relevant products/technologies. Creative in developing and delivering new product concept presentations that generates excitement and uncovers customers/market needs. Strong existing relationships with relevant customers.
4) An organized person with an eye for detail who takes an analytical approach to problem solving. Good communicator, self motivating, passionate, big picture thinking, positive approach to work. Have a sixth sense for market trends and the next killer feature(s)/product(s).
5) BSEE or equivalent experience is a must, MSEE/MBA is a plus.
mailto:appr@apexonemicro.com
11. 区 域销售经理(韩国)
Responsibilities:
1) Aggressively grow Apexone’s consumer business and presence in the regional area (Korean and south Asia).
2) Plan, forecast and drive consumer sales grow vs. targets.
3) Manage and lead demand creation and fulfillment activities.
4) Develop strategies and tactics to enhance sales according to directions set by RSM and marketing, working closely with distributors to execute strategies and tactics.
5) Work closely with sales forces and Field Applications Engineers (FAEs) to win designs and build design pipeline.
6) Build and maintain strong relationships with key assigned accounts to achieve significant penetration of key projects at these key accounts, winning 7 out of 10 against competitions at these key accounts .
Requirements:
1) Minimum 5 years of sales experience in the semiconductor industry, with proven career track record at a major IC supplier.
2) Experience in key account management related with digital consumer.
3) Experience in audio Class-D technology is a plus.
4) Proficiency in written and spoken English.
5) A self-starter, proactive and enthusiastic individual who has the ability to identify market trends and opportunities and take advantage of them.
6) Is articulate, likeable and outgoing individual who presents himself in a mature, professional manner, can quickly build rapport and relationships. Possesses good communication skills.
7) Ambitious, hardworking individual with initiative, flexibility and the leadership capacity to drive different teams (internal and external) and projects effectively.
8) A team player, able to work effectively with peers or staff at all levels.
9) An effective negotiator who is convincing in presenting ideas.
10) Strong business acumen, a talented strategic and analytical thinker.
11) High standards of personal integrity.
12) Bachelor degree in Electronics Engineering or related fields.
mailto:apsf@apexonemicro.com
12. (现场应用工程师)
Responsibilities:
1) Drive design in activity and maintain design in or pipeline.
2) Obtain product feedback from customers.
3) Identify product opportunity.
4) Help to define new product.
5) Support engineering management needs, such as:
- Provide the first line of technical support to customer
- Customer system diagrams and other similar information
- Customer engineering schedule information
- Critical engineering challenges at customer
Requirements:
1) Minimum 5 years of R&D experience in the semiconductor industry, with proven career track record at a major IC supplier or disty.
2) Hold bachelor at Electronic Engineering.
3) Fluently in written and spoken English and mandarin.
mailto:apsf@apexonemicro.com
13. 产品管理经理(IHI产品线)
Responsibilities:
1) New product definition and development with R&D and marketing.
2) Product yield and reliability improvement.
3) QA/C management.
4) Communicate with subcons to resolve all production issues.
Requirements:
1) 5-10 years of product management experience in the semiconductor industry within China.
2) Have deep understanding of IC technologies, an IC tech background preferred.
3) Excellent verbal and written capabilities in both Chinese and English.
4) Self-motivated, passionate and creative.
5) Team management experience is a must.
mailto:apmp@apexonemicro.com
14. 供应链管理工程师
Responsibilities:
1) Manage subcons on capacity and schedule to make sure they can deliver our products on time, and meet our demand.
2) Logistic management, shipping, and import/export.
3) Communicate with marketing and sales to meet our customers demands.
4) Warehouse management.
Requirements:
1) BS of engineering management.
2) IC industry experience preferred.
3) Excellent communication skills and good team work approach.
4) Fluent in English (reading and writing).
mailto:apmp@apexonemicro.com

招聘热线:
电话: +8621 50809600 转 8311
传真: +8621 50800992
邮箱: hr@apexonemicro.com
Copyright ©2002-2008 Apexone Microelectronics. All rights reserved.